

**Fan-out Wafer Level eWLB Technology as an Advanced System-in-
Package Solution**

by

**Jacinta Aman Lim and Vinayak Pandey, STATS ChipPAC, Inc.
Aung Kyaw Oo, Andy Yong, STATS ChipPAC Pte. Ltd.**

**Originally published in the International Wafer Level Packaging Conference,
San Jose, CA, Oct 24-25, 2017.
Copyright © 2017.**

**By choosing to view this document, you agree to all provisions of the
copyright laws protecting it.**

FAN-OUT WAFER LEVEL EWL B TECHNOLOGY AS AN ADVANCED SYSTEM-IN-PACKAGE SOLUTION

Jacinta Aman Lim, Vinayak Pandey*, Aung Kyaw Oo**, Andy Yong**
 STATS ChipPAC Inc., Fremont, CA, USA
 *STATS ChipPAC Inc., Tempe AZ, USA
 **STATS ChipPAC, Singapore
 Jacinta.amanlim@statschippac.com

ABSTRACT

System-in-Package (SiP) technology continues to be essential for higher integration of functional blocks to meet the ever demanding market needs with respect to smaller form factor, lower cost and time to market. A typical SiP incorporates all or some form of Fan-Out Wafer Level packaging, wire bonding or flip chip that serves a multitude of applications such as optoelectronics, RF, power amplifiers, MEMS and application processors. Advanced embedded Wafer Level Ball Grid Array (eWLB) technology which is achieved by redistributing bond pads onto mold compound has proven to shrink x, y and z dimensions of the overall SiP package. eWLB in combination with Package-on-Package (PoP) further enables higher integration of functional blocks such as silicon photonics with discrete passive components, logic and integrated passive devices (IPDs).

This paper will discuss the advantages of utilizing eWLB technology to create a SiP solution. We will review the design considerations for creating a double sided redistribution layer (RDL) on the bottom eWLB package with embedded discrete components. Board level reliability results for this package architecture will be examined. We will also review higher density requirements and the corresponding challenges for very fine line and space (5/5 or 2/2 μm) whereby eWLB technology negates the need for an interposer and provides the ability to be directly attached to the substrate utilizing Copper (Cu) pillar post or lead free solder.

Key words: Fan Out System in Package, embedded Wafer Level BGA, double sided RDL, Integrated Passives

INTRODUCTION

The semiconductor industry is constantly faced with complex integration challenges as consumers want their electronics to be smaller, faster and higher performance with more and more functionality packed into a single device. The demand for these requirements has driven many new trends and innovations in advanced packaging technology. One of the solutions is System-in-Package (SiP). System-in-Package is a functional electronic system or sub-system that includes two or more heterogeneous semiconductor die (often from different technology nodes optimized for their individual functionalities), usually with passive components.

The physical form of the SiP is a module, and depending on the end application, the module could include a logic chip, memory, integrated passive devices (IPD), RF filters, sensors, heat sinks, antennas, connectors and/or power chip in packaged or bare die form.



Figure 1. SiP/Module Drivers

This paradigm shift from chip scaling to system level scaling will continue to reinvent microelectronics packaging and help sustain Moore's Law [7]. The challenge of the semiconductor industry is to develop a disruptive packaging technology capable of achieving these goals rapidly.

	SiP Types	Enabling Technologies
	<ul style="list-style-type: none"> Stacked Wire Bond SiP 	<ul style="list-style-type: none"> Stealth Dicing Compression Molding <50μm thick, 8~16 die stack Module
	<ul style="list-style-type: none"> fcFBGA SiP 	<ul style="list-style-type: none"> Heterogeneous Integration (GaAs, CMOS) EMI Shielding Multiple passives, packaged dies Advanced SMT Enhanced MUF Cored & Coreless Substrates
	<ul style="list-style-type: none"> fcLGA SiP 	
	<ul style="list-style-type: none"> Hybrid SiP Multi-die PoP SiP 	<ul style="list-style-type: none"> Coreless substrate Advanced Molding Advanced Assembly Design Rules
	<ul style="list-style-type: none"> Dual-Sided fcFBGA SiP 	<ul style="list-style-type: none"> One Step Molding Coreless Substrate 0.4 mm BGA pitch with molded active die
	<ul style="list-style-type: none"> eWLB SiP 	<ul style="list-style-type: none"> eWLB with Passives (0201) 10/10μm \rightarrow 5/5μm L/S 2 \rightarrow 3 RDL

Figure 2. 2D SiP Technologies

To meet the above challenges, eWLB technology, also known as Fan-Out Wafer-Level Packaging (FOWLP), offers further form factor reduction and with the integration of passives and multi-embedded die capability, achieving more advanced 2D SiP configurations that are otherwise not feasible with laminate based flip chip (FC) or hybrid packages. Figure-2 illustrates the 2D SiP package configurations and enabling technologies representing SiP trends. Comparatively better electrical, thermal and reliability performance can be obtained at a reduced cost with the possibility to address additional advanced technology Si nodes with low k-dielectrics in a multi die or 3D eWLB package.




Figure 3. Evolution of eWLB technology

Vertical integration brings about higher component density per unit area and further optimizes the board space needed in the end-device such as the mobile handset, allowing for larger battery space or smaller overall size. The vertical integration package schemes address not only the mobile segment, but also the high-end computing, graphics, and networking.

While high-end applications would leverage 2.5D and 3D package technologies, the more cost sensitive mobile segment would leverage 2D and variants of PoP technology in either FC laminate based PoP or eWLB PoP. In general, the implementation of FOWLP technology will result in a lower PoP package profile through the elimination of the laminate substrate along with the use of RDL that utilizes the more advanced L/S and via density design rules down to 2/2um L/S and 20um, respectively.




Figure 4. SiP Vertical Integration Technologies

While eWLB can have surface mount technology (SMT) passives integrated during the recon process, or use the RDL layer for inductors and passive integration, the flip chip package-on-package (fcPoP) can utilize embedded passives in substrate, or use LSC for passive integration. Furthermore, coreless substrate technologies are used as the replacement of cored build-up substrate technologies to not only lower the overall package Z-height, but also to enable lower cost package at L/S in 15/15um down to 8/8um in development today. Figure 4 above shows the vertically integrated SiP technologies and their respective enabling technologies.

IoT/WE, MEMS, SENSORS AND CONNECTIVITY APPLICATIONS

Fan-out eWLB in a SiP configuration is a growing trend for advanced application processors, MEMS and sensors in Internet of Things (IoT) and wearable electronics (WE) as a way to cost effectively achieve advanced silicon die partitioning for increased performance and integration in a reduced form factor [7]. In order to economically split (or partition) the Si into smaller die and re-integrate them on a separate substrate, very fine features at the substrate level are required which is made possible with eWLB technology.

Figure 5 shows a 3D eWLB SiP/module with several discrete components in the top package which is pre-stacked on the bottom eWLB-PoP to achieve a thin package profile with a total height of 1.0mm. Twelve discrettes, comprising inductors and multilayer ceramic capacitors (MLCC), were removed from the motherboard and relocated in the top package for reduction in space on the motherboard.

The discrettes are more effective when they are positioned close to the device as it significantly improves the overall electrical performance as well as provides a power saving advantage.





Figure 5. 3D SiP eWLB-PoP with Discrettes in Interposer on Top Package



Parameters	Laminate	eWLB	eWLB Improvement
Layer No.	4-L	2-L	50% reduction
Pad Pitch	80um	80um staggered	Same
Signal Trace W/S	20um/20um	10um/10um	50% reduction
Via Diameter	60um/100 um (in prepage/core)	25um	> 60% reduction
Capture Pad	130um/200um	55um	>50% reduction
Via Pad Clearance	50um	10um	80% reduction

Figure 6. Case Study 2L eWLB Provides 2-3X Reduction in Area Relative to 4L Laminate

Functional test samples were prepared with a power management integrated circuit (PMIC) as shown in Figure 6. The SiP has a 6mm x 6mm body size with a 4mm x 4mm Si die and 12 discretes on the top. This eWLB SiP demonstrated more power efficiency performance compared to other embedded package technology and is representative of a significantly smaller package solution [5,7].

MEMS/Sensor eWLB




Figure 7. 3D eWLB for MEMS/Sensor Devices [2]

Figure 7 illustrates an eWLB sensor which has been miniaturized from the original side-by-side Land Grid Array (LGA) package. With a 3D vertical interconnection and multi-die stacking, it provides over 20% of a reduction in footprint and less than 1mm thickness with a lower cost high volume manufacturing (HVM) solution. The smaller body sizes (5mm/side or less) are typically a good fit for sensor devices such as health monitoring and environmental sensors.

Since sensor devices typically require at least a two chip solution (example ASIC and MEMS/Sensing silicon), advanced Fan-out eWLB stack-up solutions can enable a very small pitch LGA and ball grid array (BGA) eWLB PoP footprint at a competitive cost vs. the incumbent wire bond solutions. The package architecture enables routing on both sides of the package by embedding a direct via across the top to pad side of the package. The top MEMS device is bumped through standard lead frame wafer processing, singulated and assembled by pick and place tooling and reflowed on the ASIC in the eWLB bottom package. This assembly will

eliminate the need for die attach material, assembly wires, protective glob-top and also the typical metal cap or molded package with access cavity, thus removing the typical laminate or leadframe for routing. Consequently, 3D eWLB SiP offers a much smaller footprint, simplified bill of material and can be assembled with a cost competitive panel level manufacturing process [7,10].

Double Sided RDL eWLB for Antenna in Package

The requirement for SiP integration is a growing trend for advanced application processors, RF, MEMS and Sensors in wearable electronics as a way to cost effectively achieve advanced silicon die partitioning for increased performance and integration in a reduced form factor. One example of growing demand for eWLB SiP is Antenna in Package applications which require advanced integration and miniaturization capabilities.

Figure 8 shows an example of SiP eWLB 2 layer RDL Antenna-in-Package module. The antenna is created on the bottom side of the eWLB package and antenna ground plane is created on the top side of the eWLB with RDL. Electrical connection from top to bottom of the eWLB package is created via printed circuit board (PCB) Copper bars.




Figure 8. Double Sided RDL eWLB AiP Module

Integrated Passives in eWLB-SiP

In GSM, WCDMA, and EDGE mobile applications, many functional blocks such as power amplifiers (PA), baluns, transceiver, filters, etc., play a key role in performance of the module. Even though PAs are typically made from Gallium Arsenide (GaAs) due to its good electrical and thermal properties, they are quite expensive. In an RF circuit, a power amplifier has an impedance matching circuit consisting of capacitors and inductors which consume significant portion of the die size. This can potentially be replaced by an IPD and successfully used for RF modules/SiP in PA impedance matching and coupling circuits [8].

For this PA module, a multi-chip eWLB has been developed with PA and IPD integrated in a side-by-side configuration.




Figure 9. Side View of PA and IPD in SIP




Figure 10. Illustration of a PA Die and Silicon IPD Die Embedded in Mold Substrate

Figures 9 and 10 illustrate an eWLB package which includes a PA chip and an IPD chip. The IPD die mainly serves as impedance matching network for the PA.

In this multi-die eWLB package the connection from the RDL to the PA chip is made through the via connecting the RDL layer and the top metal layer in the PA chip.. There are three different substrates used in this package; CMOS substrate, IPD substrate and mold compound substrate as shown in Figure 10. The passivation and redistribution layers are fabricated through a standard thin film process and plating in a wafer fabrication process, thus forming a multi-die eWLB package after standard backend processes.

2/2um Line Width and Spacing (LW/LS) with 3-Layer RDL [2]

In wafer level designs, the I/O pads are often placed in an uneven distribution. Therefore, RDL is required to connect these pads to the ball. From package to board, a similar redistribution is also needed for the signal array to escape outward to other devices.




Figure 11. SEM Image of 5/5um and 2/2um LW/LS RDL
A multi die eWLB 3 layer RDL test vehicle was designed with 2/2um, 5/5um and 10/10um line width/spacing (

Die Size	Die 1: 11.0mm x 6.0mm Die2: 11.0mm x 6.0mm
Package Size	15mm x 15mm
Ball Pitch	400um
Die Thickness	200um
Package Ball Height/Size	185um
Package Thickness	400um

Table 1. Attributes of Test Vehicle with 3L RDL eWLB




Figure 12a. Multi Die eWLB with 3L RDL Cross Section




Figure 12b. 3-Layer RDL Design Layout of Test Vehicle




Figure 12c. SEM image of 3-Layer RDL eWLB Test Vehicle

Side by side multi-chip packaging can provide more design flexibility for SiP applications because a chip designer has more freedom in pad location as well as circuit block allocation. The fine pitch metal line width and spacing capabilities as well as multi-layer RDL process that utilizes a wafer fab photolithography process enables eWLB to provide a greater advantage over conventional flip chip technology with better electrical performance.

RELIABILITY TEST RESULTS

Leakage Current Test

Leakage Current Test is used to measure the undesirable leakage current that flows through or across the surface of the insulation of the dielectric of a capacitor. This test is used to help ensure that the processes and assembly practices are satisfactory and reliable.

For 2/2um and 5/5um LW/LS test vehicle, leakage current

was measured as shown Table 2. It shows quite robust leakage current performance for both packages.

TV #1	2/2um (pA)	5/5um (pA)	TV#2	2/2um (pA)	5/5um (pA)
AVG	1.271	1.397	AVG	1.047	1.164
MAX	3.066	3.143	MAX	1.750	2.543
MIN	0.437	0.481	MIN	0.149	0.224

Table 2. Leakage Current Test Results of 2/2um and 5/5um LW/LS TV [11].

Component Level Test

Reliability testing for 3-Layer RDL and 2/2um LW/LS were prepared utilizing Figure 12a test vehicle. JEDEC standard reliability tests for component level reliability was completed and passed with the test conditions shown in Table 3.

Table 3. Component Level Reliability Results

CONCLUSION

Advanced packaging plays a crucial role in driving products with increased performance, low power, lower cost and smaller form factor[11]. There are many challenges that have been and are being resolved in the application of cost effective materials and processes for various reliability and security requirements. The industry requires innovation in packaging technology and manufacturing to meet current and forecasted demands and the ability to operate equipment in high volume with large throughput.

eWLB technology is enabling the next generation of mobile, IoT and wearable electronics applications through SiP design. The ability to integrate passives like inductors, resistors and capacitors into the various thin film layers, active /passive devices into the mold compound and 3D vertical interconnection opens additional design possibilities for new Systems-on-Package (SiP) and 2.5D/3D package designs. Moreover, next generation 3D SiP eWLB technology provides more value in performance and promises to be the new packaging platform that can expand eWLB application range to various types of devices for true 3D SiP/module systems [11].

REFERENCES

[1] M. Brunnbauer, et al., "Embedded Wafer Level Ball Grid Array (eWLB)", "Proceedings of 8th Electronic Packaging Technology Conference, 10-12 Dec 2009, Singapore (2006)

[2] Seung Wook Yoon, Meenakshi Padmanathan, Andreas Bahr, Xavier Baraton and Flynn Carson, "3D eWLB (embedded wafer level BGA) Technology: Next Generation 3D Packaging Solutions", "San Francisco, Proceedings of IWLPAC 2009 (2009)

[3] Meenakshi Prashant, Seung Wook Yoon, Yaojian Lin and Pandi C. Marimuthu, "Cost effective 300mm large scale eWLB (embedded wafer level BGA) Technology", "Proceedings of 13th EPTC 2001, Singapore Dec (2011). [4] Seung Wook Yoon and Boris Petrov, "FOWL: a scalable

integrated packaging technology", TAP TIMES, Test, Assembly & Packaging TIMES, September 2016, Volume 7, Number 9 [5] Yaojian Lin, Chen Kang, Linda Chua, Won Kyung Choi and Seung Wook Yoon, "Advanced 3D eWLB-PoP (embedded wafer level BGA – Package on Package)

Technology", Proceedings of ECTC 2015, Las Vegas, US (2016)

[6]W.K. Choi, DJ Na, KO Aung, Andy Yong, Jaesik Lee, Urmi Ray, Riko Radojcic, Bernard dams and Seung Wook Yoon, " Ultra Fine Pitch RDL Development in Multi-Layer eWLB (embedded wafer level BGA) Packages", Proceedings of IMAPS 2015, Orlando, US (2015) [7] Yaojian Lin, Chen Kang, Linda Chua, Won Kyung Choi and Seung Wook Yoon, " 3D Integrated eWLB/FO-WLP Technology for PoP and SiP", Proceedings of ICEPT 2016, Wuhan China (2016) [8] Meenakshi

Component Level Test	Condition		Status
MSL1	MSL1, 260°C Reflow (3x)		Pass
Temperature Cycling (TC) After Precon	-55°C to 125°C	1000X	Pass
HAST (w/o Bias) after Precon	130°C/85% RH	192hrs	Pass
High Temperature Storage (HTS)	150°C	1000hrs	Pass

Prashant, Kai Liu, Seung Wook Yoon and Raj Pendse, " Integrated Passive Devices (IPD) Integration with eWLB (Embedded Wafer Level BGA) for High Performance RF Applications", Proceedings of EPTC 2010, Singapore (2010) [9] Seung Wook Yoon, Boris Petrov, Kai Liu, "Advanced Wafer Level technology: Enabling Innovations in Mobile IoT and Wearable Electronics" Chip Scale Review, May/June 2015, pp 54-57 (2015) [10] Babak Jamshidi, "Fan-Out Wafer Level Packaging Enables MEMS and Sensors to Meet Future IoT requirements," MEPTC Report Summer 2016, p23-24 meptec.org (2016) [11]Won Kyung Choi, Duk Ju Na, Kyaw Oo Aung, Andy, Yong, Urmi Ray, Riko Radojcic, Bernard Adams, Seung Wook Yoon, "Ultra Fine Pitch RDL Development in Multi-Layer eWLB (embedded Wafer Level BGA) Packages, IMAPS 2016 Orlando